Reactive power measurement is increasingly paid attention by power industry. A novel architecture to measure the reactive power is proposed in this paper. Architecture is described in verilog and implemented using Xilinx ISE 13.1i. In this method voltage and current signals in time domain are converted to the frequency domain and power on each component is calculated to obtain the total reactive power.
INTRODUCTION
Novel methods of Reactive power measurement are drawing the attention of modern power system engineers due to the challenges in providing accuracy. In this modern era of electronic technology, power grids have been added to the large number of non-linear loads. This is resulting in a lot of harmonics into the power grids, causing serious distortion in power system voltage, current. Harmonic pollution will not only increase the wear and tear of the power components, but endanger the safe operation of power systems. Where sinusoidal variations of the power supply are not pure and multiple harmonics of fundamental frequency is present, electrical equipment like motors will not work properly and it leads to poor power factor, so that electrical equipment will not be utilized to their maximum capability. This also leads to wear and tear of transmission line. Therefore a system that measures the harmonic distortion plays an important role in the feedback system of the power grid in providing quality. By the architecture proposed in this paper, power is calculated through converting time domain voltage and current signals in to the frequency domain and summing the power on frequency component [6] . Low value for the relative error of the reactive power measured by FPGA is obtained, which is around 0.4%. Still this can be drastically minimized by using floating point multipliers inside the architecture implementation instead of fixed point multipliers. Architecture implementation is done using Xilinx ISE 13.1i and XC3S1200eFG320 device of Spartan3E family is targeted. The relationship between the maximum and the RMS value for a sine wave can be given by Equation (2) 
PROPOSED METHOD
Equation (2) is substituted into Equation1，then we can get the Equation (3).
In the formula (3) Im and Um are all maximums. For number k harmonic in the non-sinusoidal condition, the formula of reactive power can be expressed as (4):
Then the total reactive power [7] is shown in Equation(5).
For number k harmonic, we assume x1 and y1 representing voltage transform results. X1 and y1 are the results of FFT core. X1 is real part, y1 is imaginary part. In the same way, x2 and y2 are current transform results. X2 and y2 are results of FFT core. X2 is the real part, y2 is the imaginary part. The result of calculation through FFT cannot be used directly to compute the maximum value of voltages and currents and we need to scale the data. The scaling is done in the following manner, the outputs of FFT should be divided by 64 and then multiply with 2. Dividing by 2 6 is because of accumulation effect of fft and multiplying 2 is because the relationship of sine function and exponential function
The scaled values are
The magnitude maximums can be expressed as
For number k harmonic, θu is the voltage phase, θv is the current phase 
The power of a particular harmonic is given by:
The total harmonic power is given by:
FPGA IMPLEMENTATION
The proposed system module contains: Two FFT cores, Two multipliers subtraction module, Transposing module, Accumulator module to calculate the equation (12). 
FFT Engine
Two FFT cores are used to estimate the magnitudes and phases of each harmonic for voltage and current inputs.
FFT Engine Architecture
Initially FFT architecture consists of RST, CLK AND EN pins which are given as inputs to the FFT block. The reset pin performs initialization and termination operations. The clock signal will synchronize the entire operation.
Multiply Subtract unit
Multiply subtract unit calculates the numerator of the eq (11).,
Scale down module
Scale down unit performs the division in eq(11)This used minimize the bus width which holds the k th power component.
Accumulator
This module is used to add the reactive power of all harmonics. This unit calculates the eq(12). 
Simulation Results
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PERFORMANCE
Reactive power using "MATLAB" = 916310 Reactive power using "FPGA" = 912367 The relative error of the simulation effect and data in theory is = ((916310-912367)/916310)*100% = 0.4303%
CONCLUSION
Architecture is implemented in Verilog and Xc3s1200e-4fg320 device of Spartan 3E family is targeted. FPGA simulation result obtained is very close to the theoretical result from Matlab. So it is preferable to develop an ASIC with this architecture to achieve highly accurate reactive power measurement.
